Cell voltage equalizers are necessary to ensure years of operation and maximize the chargeable/dischargeable energy of seriesconnected supercapacitors (SCs). A two-switch voltage equalizer using a series-resonant voltage multiplier operating in frequency-multiplied discontinuous conduction mode (DCM) is proposed for series-connected SCs in this paper. The frequency-multiplied mode virtually increases the operation frequency and hence mitigates the negative impact of the impedance mismatch of capacitors on equalization performance, allowing multi-layer ceramic capacitors (MLCCs) to be used instead of bulky and costly tantalum capacitors, the conventional approach when using voltage multipliers in equalizers. Furthermore, the DCM operation inherently provides the constant current characteristic, realizing the excessive current protection that is desirable for SCs, which experience 0 V and equivalently become an equivalent short-circuit load. Experimental equalization tests were performed for eight SCs connected in series under two frequency conditions to verify the improved equalization performance at the increased virtual operation frequencies. The standard deviation of cell voltages under the higher-frequency condition was lower than that under the lower-frequency condition, demonstrating superior equalization performance at higher frequencies.
Introduction
Secondary battery-based energy storage plays an important role in various applications, including industry, telecommunications, vehicular, aerospace, etc. Among various battery chemistries, lithium-ion batteries are the most promising technology, and their applications are rapidly expanding from small portable electronic devices to relatively largescale systems, such as electric vehicles and grid-connected applications.
Supercapacitors (SCs) are drawing significant attention as they offer some major advantages over traditional secondary batteries, including longer service life, higher power capability, and extended operation temperature range [1] . Since their specific energy and energy density are rather lower than those of traditional secondary batteries, their chief applications are limited to hybrid energy storage sysManuscript received June 23, 2014 . Manuscript revised December 21, 2014 . † The author is with Ibaraki University, Hitachi-shi, 316-8511 Japan.
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a) E-mail: uno.m@mx.ibaraki.ac. tems where SCs function as a high-power energy buffer to complement the main battery. Lithium-ion capacitors are an emerging energy storage device offering higher specific energy and energy density than traditional SCs by combining the features of SCs and lithium-ion batteries [2] . As the performance of SCs, including lithium-ion capacitors, is steadily improving, the likelihood of SCs being considered as alternatives to traditional secondary batteries is also growing [3] . Generally, multiple cells are connected in series to form a string to meet the voltage requirement of loads/systems. The voltages of series-connected cells in a string are gradually imbalanced due to the mismatch in individual cell characteristics in terms of capacity/capacitance, internal impedance, and self-discharge rate. The temperature gradient in an energy storage module/system is also a major cause of voltage imbalance because the self-discharge rate is temperature-dependent; the self-discharge accelerates with temperature. Within a voltage-imbalanced energy storage module/system, cells deteriorate at different rates -the higher the cell voltage, the faster the degradation -, resulting in accelerated deterioration of the system as a whole. In addition, the dischargeable (or chargeable) energy of the system is limited by a cell with the lowest (or highest) voltage in the string. Therefore, cell voltages must be equalized to ensure years of operation and maximize the chargeable/dischargeable energy.
Various cell voltage equalization techniques have been proposed and demonstrated for series-connected lithium-ion cells and SCs. The most straightforward solution involves using multiple individual bidirectional converters, such as buck-boost [4] - [11] and switched capacitor [12] - [21] converters, as shown in Figs. 1(a) and (b). These solutions require (n − 1) individual converters for n cells connected in series, and each bidirectional converter requires at least two switches. The switch count is considered a good index to assess circuit complexity because each switch requires a gate driver circuit comprising a gate driver IC, auxiliary power supply, and several passive components. This tendency suggests that these equalizers are prone to complexity as the number of cells connected in series increases. By introducing a multi-winding transformer to an isolated converter, such as forward and flyback converters, the switch count can be dramatically reduced, as shown in Fig. 1(c) [22] - [24] . However, the existence of a multi-winding transformer is Copyright c 2015 The Institute of Electronics, Information and Communication Engineers considered a major design hurdle, since if the parameters of multiple secondary windings are not strictly matched, cell voltages cannot be properly equalized. In addition to the design difficulty, the modularity, or extendibility, is poor because the multi-winding transformer must be redesigned from scratch when the number of cells connected in series varies, depending on system requirements. A singleswitch equalizer using multi-stacked buck-boost converters, as shown in Fig. 1(d) [25] , requires neither multiple switches nor a multi-winding transformer and offers simplified circuitry and good modularity. However, (n + 1) inductors are necessary for n cells connected in series, likely increasing the volume and cost.
We have proposed two-switch equalizers using voltage multipliers, as shown in Fig. 1(e) [26] - [28] . The halfbridge inverter drives the voltage multiplier that automatically equalizes all cell voltages. A single-switch configuration is also feasible if the voltage multiplier is driven by a forward-flyback inverter [29] . The two-switch configuration with only one magnetic component (i.e. a transformer) achieves the simple circuitry, miniature design, and good modularity.
However, challenges for better performance remain. The voltage equalization performance of this type of equalizers depends on how accurately impedances of capacitors (∝ 1/C f , where C and f represent the capacitance and frequency, respectively) are matched in the voltage multiplier (i.e. C 1 -C 4 in Fig. 1(e) ). Although multi-layer ceramic capacitors (MLCCs) are desirable from cost and volume perspectives, their voltage-dependent capacitance is unsuitable for use in the voltage multiplier, where the voltage applied to each capacitor varies depending on position; for instance, the applied voltages of C 1 and C 4 exceed those of C 2 and C 3 . Accordingly, bulky and costly tantalum capacitors, whose capacitances are independent of applied voltage, have been used. Another challenge is the fact that equalizers for SCs should possess excessive current protections. Voltages of SCs vary significantly, typically 0-3.0 and 2.0-4.0 V for traditional SCs and lithium-ion capacitors, respectively. Given that SCs at 0 V are equivalent to a short-circuit load, protection against excessive current is considered indispensable.
In this paper, a two-switch cell voltage equalizer using a series-resonant voltage multiplier operating in frequencymultiplied discontinuous conduction mode (DCM) is proposed for series-connected SCs. The proposed equalizer can virtually increase the operation frequency by the frequencymultiplied mode, and hence mitigate the impact of any impedance mismatch of capacitors, allowing MLCCs to be used instead of tantalum capacitors. Furthermore, the DCM operation provides an inherent constant current characteristic, achieving excessive current protection. The rest of this paper is organized as follows. Section 2 describes the circuit topology and the major advantages of the proposed equalizer. A detailed operational analysis is performed in Sect. 3, followed by simulation analysis for the derived dc equivalent circuit in Sect. 4 . Experimental results of equalization tests performed for eight SCs connected in series are shown in Sect. 5. Finally, the proposed equalizer is compared with various conventional equalizers from the viewpoints of component counts, circuit simplicity, volume, and efficiency, in Sect. 6. though the illustrated equalizer is a transformer-less topology, a transformer can naturally be added, similar to the conventional voltage equalizers using a voltage multiplier, as shown in Fig. 1(e) . R bias is a high-resistance bias resistor that stabilizes average voltages of C r and C 1 -C 4 , and its average voltage is zero. The string comprising B 1 -B 4 provides the input power for the SRI, whereupon the SRI transfers the power to the voltage multiplier as a sinusoidal current wave. The voltage multiplier then rectifies the supplied sinusoidal current wave and operates so that supplied power is preferentially redistributed to the least charged cell with the lowest voltage in the string. In other words, the energy of the string is redistributed to the least charged cell through the proposed voltage equalizer. Consequently, all the cell voltages are gradually equalized by the power redistribution.
Advantages of the Proposed Equalizer
Similar to the previously-proposed equalizer shown in Fig. 1(e) [26] , [28] , the switch count is only two, achieving simplified circuitry compared with conventional equalizers requiring numerous switches in proportion to the number of cells (see Figs. 1(a) and (b) ). Besides, the number of magnetic components necessary is only one (the resonant inductor L r in Fig. 2 ), allowing a compact design.
Since the circuit topology of the proposed voltage equalizer shown in Fig. 2 is very similar to that of the conventional equalizer shown in Fig. 1 (e) (e.g. [28] ), the key advantages of the proposed equalizer should be clarified on the basis of the comparison with the conventional one. The proposed voltage equalizer offers two major advantages over the conventional one, as discussed below.
The first advantage is the inherent constant current characteristic realized by the SRI operating in DCM, which is considered a very desirable feature for SCs. The conventional voltage equalizer [28] basically operates as a voltage source, and therefore, excessively large currents may flow and destroy the circuit when cell voltage mismatch is significant and some cell voltages are very low. This is very likely for SCs whose voltages vary significantly, down to as low as 0 V, as mentioned in Sect. 1, suggesting protection against excessive current is indispensable for the conventional equalizer to be used for SCs. The proposed equalizer, on the other hand, inherently provides the constant current characteristic when operated in DCM, as will be detailed in the next section, achieving an essentially-safer operation and possibly eliminating a protection circuit.
The second advantage is the virtually-increased operation frequency realized by the frequency-multiplied mode; the operation frequency can be virtually boosted without increasing the gate driving loss. As will be discussed in detail in the next section, the increased operation frequency mitigates the negative impact of impedance mismatch of capacitors (C 1 -C 4 ) on equalization performance, allowing MLCCs to be used for C 1 -C 4 instead of bulky and costly tantalum capacitors, the conventional approach when using voltage multipliers for equalizers. In addition, virtually-increased operation frequency helps to reduce the size of the resonant tank. Although simply increasing the switching frequency for the conventional equalizer [28] might achieve the same advantage, it naturally requires a faster gate driver IC and results in increased gate driving loss.
Thus, the proposed equalizer realizes an essentiallysafer operation and more compact design than does the conventional equalizer using a voltage multiplier.
Operational Analysis

Overall Operation
This section deals with a 4× frequency-multiplied mode, in which the switching frequency is virtually quadrupled. Key operation waveforms and current flow directions under voltage-balanced conditions (i.e. all cell voltages are uniform) are shown in Figs. 3 and 4, respectively. For simplicity, smoothing capacitors C out1 -C out4 are not illustrated in Fig. 4 . The resonant angular frequency ω r , neper frequency γ, and characteristic impedance Z 0 are given by:
where L r is the inductance of the resonant inductor L r , C r is the capacitance of the resonant capacitor C r , and R is the collective resistance in the current flow path of the seriesresonant tank. The upper and lower switches, Q a and Q b , are alternately driven at a fixed switching frequency with a fixed duty cycle of slightly less than 50%.
i) Modes 1 and 3 (T 1 < t < T 2 and T 3 < t < T 4 ):
In the first mode, Mode 1, the gating signal for Q a , v GS a , is applied and Q a is turned on at zero current, achieving zero-current switching (ZCS). Current flow directions in Mode 1 are identical to those in Mode 3 (see Fig. 4(a) ); the odd-numbered diodes D (2i) (i = 1 . . . 4) in the voltage multiplier conduct to discharge C i . Introducing k as a mode number (i.e. k = 1 . . . 5, 1'. . . 5'), the current of L r , i Lr−k (t), and the voltage of C r , v Cr−k (t), in Modes 1 and 3 are expressed as
where V String is the string voltage or the total cell voltages of V 1 -V 4 , V E is the input voltage of the voltage multiplier during D (2i) -conducting periods (see Fig. 4(a) ).
ii) Modes 2 and 4 (T 2 < t < T 3 and T 4 < t < T 5 ): Q a remains on, while the current flow directions are reversed in these operation modes. Similar to Modes 1 and 3, the current flow directions in Modes 2 and 4 are also identical. In these operation modes, C i in the voltage multiplier is charged through the even-numbered diodes D (2i−1) . i Lr−k (t), v Cr−k (t), and V Cr−k (T k+1 ) in Modes 2 and 4 are expressed as
where V O is the input voltage of the voltage multiplier during D (2i−1) -conducting periods (see Fig. 4(b) ). In Mode 4, v GS a is removed so that all the currents in the equalizer cease in the next operation mode. Q a is turned off at zero voltage, and i Lr starts flowing through the body diode of Q a and D a .
iii) Modes 5 (T 5 < t < T 1 ):
As i Lr reaches zero, the operation shifts to Mode 5, in which there is no current flowing in the equalizer. Provided this operation mode exists, DCM operation is ensured.
For this operation mode to exist, half the switching period (T S /2) must exceed double the resonant period (2T r ). Accordingly, the proposed equalizer must be designed to meet the following criterion:
where f S is the switching frequency, and f r (= ω r /2π) is the resonant frequency. 
v) Modes 2' and 4' (T 2 < t < T 3 and T 4 < t < T 5 ): Q b remains on, while the current flow directions in these modes are opposite to those in Modes 1' and 3'. 
v 
Introducing V P , which is the amplitude of the input voltage of the voltage multiplier v V M (see Fig. 3 ), as
From (4), (7), (11), (14), (15), and (16),
where ε = exp(−πγ/ω r ). From (2), (5), (9), (12) , and (17), the current in each operation mode can be yielded as
The absolute average current supplied from the SRI to the voltage multiplier, I V M , is yielded as
By assuming all the resistances in the equalizer are zero or γ = 0 (i.e. ε = 1), (19) can be simplified to
This equation implies that currents in the equalizer are independent of cell voltages and inherently constant at a given value of V String . The average input current of the SRI is expressed as
Similarly, assuming γ = 0 (i.e. ε = 1), (21) can be rewritten as
From (19) and (21), a dc equivalent circuit of the SRI can be derived, as shown in Fig. 5 . The string comprising B 1 -B 4 supplies the current of I in−ave for the SRI while I V M is produced and fed to the voltage multiplier, which will be analyzed in the following subsection.
Voltage Multiplier
A simple voltage multiplier comprising two cells, B m and B n , is taken as an example for the operational analysis. The 
where V D is the forward voltage drop of diodes, I Ci−k is the average current of C i in each mode (designated in Fig. 6 ), r i is the equivalent series resistance (ESR) of C i , and r D is the resistance of diodes. Similarly, V Ci(Tk+1) in Mode O (i.e. k = 2, 4, 1', and 3') is
From the difference between (23) and (24), the voltage variation of C i in a single switching cycle, ΔV Ci , is yielded as
From the operational symmetry between Modes 1-5 and 1'-5', the relationship among I Ci−k , I Ci−k , and I V M is given by T r 2
In general, a voltage variation of a capacitor is expressed using an average current and frequency, as ΔV Ci = I Ci /2C i f S . From (25) and (26),
where R eq−i is the equivalent resistance that can be derived from the voltage variation of C i and its value is
A dc equivalent circuit of the voltage multiplier can be derived from (27) , as shown in Fig. 8 . Cells are connected to the common terminal with voltage of The value of R eq−i in (28) is inversely proportional to 4 f S , indicating that the equalizer operates in the 4× frequency-multiplied mode. Since the impedance of a capacitor is inversely proportional to frequency, increasing the virtual frequency by the frequency-multiplied mode can mitigate the negative impact of any impedance mismatch of MLCCs whose capacitance depends on the applied voltage.
For example, impedance characteristics of a 47-μF MLCC with a rated voltage of 16 V, which will be used for the prototype in Sect. 5, are shown in Fig. 9 . Since an equivalent series inductance (ESL) of MLCCs is incorporated into L r in the resonant circuit, impedance characteristics are extrapolated with straight dashed lines, as illustrated in Fig. 9 . The impedance mismatch at 100 kHz is approximately 20 mΩ. Meanwhile, the mismatch can be decreased to as low as 4 mΩ at 1 MHz.
DC Equivalent Circuit
By combining the derived dc equivalent circuits of the SRI and voltage multiplier, shown in Figs. 5 and 8, respectively, a dc equivalent circuit of the proposed equalizer as a whole can be obtained, as shown in Fig. 10 , which basically resembles that of conventional equalizers using a voltage multiplier [26] , [27] . An ideal multi-winding transformer is introduced for cells to be connected in series. This derived dc equivalent circuit provides an intuitive understanding of how cell voltages are equalized by the proposed voltage equalizer. The string supplies I in−ave for the SRI input. Meanwhile, the SRI transfers I V M to the voltage multiplier. I V M flows preferentially toward the least charged cell having the lowest voltage in the string. Accordingly, the voltage of the least charged cell increases by receiving a current from the equalizer, while other cell voltages decrease by supply- ing the input current for the SRI. All the cell voltages are eventually unified as the energy redistribution progresses.
The derived dc equivalent circuit is considered a useful tool to briefly investigate equalization profiles. In general, equalization takes several tens of minutes to hours to completely equalize all cell voltages while the equalizer itself operates at a switching frequency exceeding several hundred kHz. Meanwhile, since the derived dc equivalent circuit contains no switching device, this slashes the simulation burden and time.
Simulation-based equalizations were performed emulating C i -mismatched condition for both original and derived dc equivalent circuits, as shown in Figs. 2 and 10. The circuit parameters used to analyze the simulation analyses were basically identical to those for the prototype, which will be shown in Table 1 , except for the capacitance value used for C 1 and C 4 ; C 2 and C 3 were 47 μF while C 1 and C 4 were intentionally extremely mismatched as 4.7 μF to clarify results. Simulation equalizations were performed under two frequency conditions; the higher-frequency condition was f r ≈ 1 MHz (L r = 1 μH, C r = 22 nF) and f S = 245 kHz, and the lower one was f r ≈ 100 kHz (L r = 10 μH, C r = 220 nF) and f S = 24.5 kHz. I in−ave and I V M were programmed to obey (19) and (21), respectively. According to (28) , the values of R eq−1 (= R eq−4 ) and R eq−2 (= R eq−3 ) were determined to be 462 and 270 mΩ, respectively, for the higher-frequency condition, while those for the lowerfrequency condition were 2.38 Ω and 462 mΩ. Capacitors with a capacitance of 10 mF were used for B 1 -B 4 .
The simulation results are shown in Fig. 11 . In both cases, equalization profiles of original and dc equivalent circuits agreed well, verifying the operational analysis and derivation procedure for the equivalent circuit. The least charged cell (B 1 ) received an equalization current and its voltage V 1 increased at the beginning of equalizations. Meanwhile, the other cell voltage decreased by supplying I in−ave for the SRI input. Although the initial voltage of V 1 was 0 V, no excessive current flowed thanks to the inherent constant current characteristic by the DCM operation, as discussed in Sect. 3.2. As V 1 overtook V 2 , B 2 started to receive the equalization current and its voltage V 2 increased together with V 1 because both V 1 and V 2 were the lowest in the string at this moment. Over time, the voltage imbalance was gradually eliminated and all the cell voltages were eventually equalized at the end of the simulation.
Cell voltages under the higher-frequency condition were adequately equalized at the end of the analysis, as shown in Fig. 11(a) . Under the lower-frequency condition shown in Fig. 11(b) , conversely, a major residual voltage imbalance remained due to the huge difference in R eq−i . The resultant contrast between Figs. 11(a) and (b) verifies that operating the equalizer at a higher frequency can mitigate any negative impact of capacitance mismatch on the voltage equalization performance. 
Experimental Results
Prototype and Experimental Setup
In general, the power rating required for voltage equalizers is relatively smaller than the charging/discharge power for energy storage modules. In float-charging applications, for example, an equalization current one hundred times smaller than the charging/discharging current (i.e. 1/100 C rate for equalization current) is considered sufficient to eliminate and preclude voltage imbalance [13] , [30] . Although the optimum equalization current rate varies depending on applications, a 4-W prototype was designed and built for eight SC cells connected in series; each with capacitance of 250 F at a rated charge voltage of 5.0 V, as shown in Fig. 12 . Component values are listed in Table 1 .
To demonstrate the efficacy of the mitigated impedance-mismatch impact at higher frequency, experiments were performed with two different resonant tanks to achieve higher-and lower-frequency conditions; a resonant tank with L r = 1 μH and C r = 22 nF for the higher-frequency condition ( f r ≈ 1 MHz, f S = 245 kHz), while L r = 10 μH and C r = 220 nF for the lower-frequency condition ( f r ≈ 100 kHz, f S = 24.5 kHz).
The experimental setup used to measure the characteristics is shown in Fig. 13 . The SC cells were removed while an external power supply V in was used to power the equalizer. A variable resistor R var was connected through the selectable intermediate tap, with which the current flow paths under voltage-balanced and -imbalanced conditions can be emulated. When the tap X is selected, all the capacitors and diodes in the voltage multiplier are in operation, meaning the current flow paths under the voltage-balanced condition shown in Fig. 4 can be emulated. Conversely, closing the tap Y emulates the current flow paths under the voltageimbalanced condition where V 1 is the lowest in the string.
Measured Waveforms and Characteristics
In this subsection, only the experimental results under the higher-frequency condition are shown to save the page length; similar results were also obtained under the lowerfrequency condition.
The measured efficiencies and output currents under voltage-balanced and -imbalanced conditions under the higher-frequency condition ( f r ≈ 1 MHz, f S = 245 kHz) are shown in Fig. 14. The output current characteristics were nearly constant, but declined slightly with increasing V out , due to the resistive components in the circuit. Efficiencies also fell with decreasing V out because the diode forward voltage drops took a significant portion of the relatively low V out of voltage equalizers. Efficiencies under the voltageimbalanced condition were slightly lower than those under the voltage-balanced condition. The inferior efficiencies under the voltage-imbalanced condition were attributable to the increased Joule loss due to current concentration. All the diodes and capacitors in the voltage multiplier are in operation under the voltage-balanced condition, meaning currents are uniformly distributed to all components in the voltage multiplier. Under the voltage-balanced condition, conversely, currents concentrate to flow through C 1 , D 1 and D 2 , increasing the Joule losses.
The measured waveforms under voltage-balanced and -imbalanced conditions under a higher frequency condition are shown in Fig. 15 . These were nearly the same, indicating that the SRI operation is independent of whether voltages are imbalanced. This tendency is also supported by the fact that V P determines i Lr (see (18) ) and its value is only dependent on the cell with the lowest voltage; not whether voltages are imbalanced, as Fig. 10 implies.
Equalization Tests for Series-Connected SCs
Voltage equalization tests were performed from initiallyvoltage imbalanced conditions. The resultant equalization profiles under the higher-and lower-frequency conditions are shown in Fig. 16 . Similar to the simulation results shown in the previous section, cells with lower initial voltages received currents and their voltages increased, while those with higher initial voltages supplied the input current for the equalizer and their voltages decreased. The voltage imbalance was gradually eliminated, and all the cell voltages were eventually unified at the end of the experiments. Similar equalization profiles were observed under both frequency conditions.
The standard deviations of cell voltages under higherand lower-frequency conditions were calculated and compared in Fig. 17 . These consistently decreased over time, and these were nearly identical at the beginning of equalizations. However, the higher-frequency condition showed a lower standard deviation tendency than that under the lowerfrequency condition 60 minutes after the start of equalization tests. This reduced standard deviation is attributable to the fact that the impedance mismatch was mitigated under the higher-frequency condition, as discussed in Sect. 3.3 and as supported by the simulation results shown in Sect. 4 . These results demonstrated the efficacy of the increased virtual operation frequency by the frequency-multiplied mode.
Another experimental equalization test under the higher-frequency condition was performed from a different initial imbalanced condition, and the results are shown in Fig. 18 ; initial voltages were increased in the order of V 8 -V 1 . The resultant equalization profiles and the standard deviation of cell voltages were similar to those shown in Figs. 16(a) and 17, respectively, verifying that the equalization process and performance were dependent on cell voltage levels and were independent on the positions of cells within the string.
Comparison with Conventional Voltage Equalizers
The proposed and representative conventional voltage equalizer are compared and arbitrary rated from the perspectives of component counts, circuit simplicity, volume, and efficiency, as shown in Table 2 . The listed equalizers are categorized into two equalization architectures: cell-tocell and string-to-cell equalization architectures. Equalizers in the cell-to-cell equalization architecture transfer energies between adjacent cells, while those in the string-to-cell ar- chitecture delivers energies from a string to directly the least charged cell(s) in the string.
Cell-to-cell equalizers require numerous switches in proportion to the number of cells n, while string-to-cell equalizers can dramatically reduce the switch count, achieving the simplified circuit. In addition, the string-to-cell equalizers are considered advantageous in terms of volume because most string-to-cell equalizer topologies listed in the table requires only a single magnetic component.
Efficiencies of string-to-cell equalizers are inferior to those of cell-to-cell equalizers, as can be found in Table 2 , because switches with relatively high voltage rating are necessary to withstand string voltages. However, string-to-cell Table 2 Comparison between proposed and representative conventional equalizers. equalizers are simpler and more compact than cell-to-cell equalizers, thanks to the reduced switch and magnetic component counts. Among the string-to-cell equalizers, the proposed equalizer offers two remarkable features, as discussed in Sect. 2.2, whereas its efficiency performance is inferior. However, given that the power rating required for equalizers is far smaller than charge/discharge power for energy storage modules (e.g., 1/100 C rate for equalization current [30] ), as mentioned in Sect. 5.1, this inferior efficiency would not be a major drawback.
Although the proposed equalizer, in terms of circuit simplicity and volume, is comparable to conventional stringto-cell equalizers, the two major features would make the proposed equalizer a more attractive solution than conventional ones.
Conclusions
A two-switch cell voltage equalizer using a series-resonant voltage multiplier operating in frequency-multiplied DCM has been proposed in this paper. The operation frequency of the proposed equalizer can be virtually increased without increasing the gate driving loss in frequency-multiplied mode, meaning the impact of any mismatch in capacitor impedance can be mitigated. This allows MLCCs to be used instead of bulky and costly tantalum capacitors, the conventional approach when using voltage multipliers in equalizers. In addition, the DCM operation inherently provides the constant current characteristic, realizing excessive current protection.
Experimental equalization tests for eight SCs connected in series were performed under two frequency conditions. The resultant standard deviation trend under the higher-frequency condition was lower than that under the lower-frequency condition, demonstrating superior equalization performance under the virtually-increased operating frequency condition
